Part Number Hot Search : 
C6012RU D1631 40N60 7900A MBR690 MDT10C23 FBE30L PJA87P03
Product Description
Full Text Search
 

To Download ICS85304-01 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 1 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer g eneral d escription the ICS85304-01 is a low skew, high perfor- mance 1-to-5 differential-to-3.3v lvpecl fanout buffer and a member of the hiperclocks? family of high performance clock solutions from ics. the ICS85304-01 has two selectable clock in- puts. the clk, nclk pair can accept most standard differen- tial input levels. the pclk, npclk pair can accept lvpecl, cml, or sstl input levels. the clock enable is internally syn- chronized to eliminate runt clock pulses on the outputs dur- ing asynchronous assertion/deassertion of the clock enable pin. guaranteed output and part-to-part skew characteristics make the ICS85304-01 ideal for those applications demanding well defined performance and repeatability. f eatures ? 5 differential 3.3v lvpecl outputs ? selectable clk, nclk or lvpecl clock inputs ? clk, nclk pair can accept the following differential input levels: lvds, lvpecl, lvhstl, sstl, hcsl ? pclk, npclk supports the following input types: lvpecl, cml, sstl ? maximum output frequency up to 650mhz ? translates any single-ended input signal to 3.3v lvpecl levels with resistor bias on nclk input ? output skew: 35ps (maximum) ? part-to-part skew: 150ps (maximum) ? propagation delay: 2.1ns (maximum) ? 3.3v operating supply ? 0c to 70c ambient operating temperature ? industrial temperature information available upon request b lock d iagram p in a ssignment q0 nq0 q1 nq1 q2 nq2 q3 nq3 q4 nq4 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 v cc clk_en v cc npclk pclk v ee nclk clk clk_sel v cc clk nclk pclk npclk q0 nq0 q1 nq1 q2 nq2 q3 nq3 q4 nq4 0 1 clk_en clk_sel d q le hiperclocks ? ,&6 ICS85304-01 20-lead tssop 6.5mm x 4.4mm x 0.92mm package body g package to p v i e w 0 1
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 2 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer t able 1. p in d escriptions t able 2. p in c haracteristics l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u c n i e c n a t i c a p a c t u p n i k l c n , k l c4f p k l c p n , k l c p4f p , n e _ k l c l e s _ k l c 4f p r p u l l u p r o t s i s e r p u l l u p t u p n i 1 5k ? r n w o d l l u p r o t s i s e r n w o d l l u p t u p n i 1 5k ? r e b m u ne m a ne p y tn o i t p i r c s e d 2 , 10 q n , 0 qt u p t u o. s l e v e l e c a f r e t n i l c e p v l . r i a p t u p t u o l a i t n e r e f f i d 4 , 31 q n , 1 qt u p t u o. s l e v e l e c a f r e t n i l c e p v l . r i a p t u p t u o l a i t n e r e f f i d 6 , 52 q n , 2 qt u p t u o. s l e v e l e c a f r e t n i l c e p v l . r i a p t u p t u o l a i t n e r e f f i d 8 , 73 q n , 3 qt u p t u o. s l e v e l e c a f r e t n i l c e p v l . r i a p t u p t u o l a i t n e r e f f i d 0 1 , 94 q n , 4 qt u p t u o. s l e v e l e c a f r e t n i l c e p v l . r i a p t u p t u o l a i t n e r e f f i d 0 2 , 8 1 , 1 1v c c r e w o p. v 3 . 3 o t t c e n n o c . s n i p y l p p u s e v i t i s o p 2 1l e s _ k l ct u p n in w o d l l u p . s t u p n i k l c p n , k l c p s t c e l e s , h g i h n e h w . t u p n i t c e l e s k c o l c . s t u p n i k l c n , k l c s t c e l e s , w o l n e h w . s l e v e l e c a f r e t n i s o m c v l / l t t v l 3 1k l ct u p n in w o d l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i - n o n 4 1k l c nt u p n ip u l l u p. t u p n i k c o l c l a i t n e r e f f i d g n i t r e v n i 5 1v e e r e w o p. d n u o r g o t t c e n n o c . n i p y l p p u s e v i t a g e n 6 1k l c pt u p n in w o d l l u p. t u p n i k c o l c l c e p v l l a i t n e r e f f i d g n i t r e v n i - n o n 7 1k l c p nt u p n ip u l l u p. t u p n i k c o l c l c e p v l l a i t n e r e f f i d g n i t r e v n i 9 1n e _ k l ct u p n ip u l l u p k c o l c w o l l o f s t u p t u o k c o l c , h g i h n e h w . e l b a n e k c o l c g n i z i n o r h c n y s d e c r o f e r a s t u p t u o q n , w o l d e c r o f e r a s t u p t u o q , w o l n e h w . t u p n i . s l e v e l e c a f r e t n i s o m c v l / l t t v l . h g i h : e t o n p u l l u p d n a n w o d l l u p . s e u l a v l a c i p y t r o f , s c i t s i r e t c a r a h c n i p , 2 e l b a t e e s . s r o t s i s e r t u p n i l a n r e t n i o t s r e f e r
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 3 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer t able 3a. c ontrol i nput f unction t able t able 3b. c lock i nput f unction t able s t u p n is t u p t u o n e _ k l cl e s _ k l ce c r u o s d e t c e l e s4 q u r h t 0 q4 q n u r h t 0 q n 00 k l c n , k l cw o l ; d e l b a s i dh g i h ; d e l b a s i d 01 k l c p n , k l c pw o l ; d e l b a s i dh g i h ; d e l b a s i d 10 k l c n , k l cd e l b a n ed e l b a n e 11 k l c p n , k l c pd e l b a n ed e l b a n e e g d e k c o l c t u p n i g n i l l a f d n a g n i s i r a g n i w o l l o f d e l b a n e r o d e l b a s i d e r a s t u p t u o k c o l c e h t , s e h c t i w s n e _ k l c r e t f a . 1 e r u g i f n i n w o h s s a d e b i r c s e d s a s t u p n i k l c p n , k l c p d n a k l c n , k l c e h t f o n o i t c n u f a e r a s t u p t u o e h t f o e t a t s e h t , e d o m e v i t c a e h t n i . b 3 e l b a t n i s t u p n is t u p t u o e d o m t u p t u o o t t u p n iy t i r a l o p k l c r o k l ck l c p n r o k l c p n4 q u r h t 0 q4 q n u r h t 0 q n 01w o lh g i hl a i t n e r e f f i d o t l a i t n e r e f f i dg n i t r e v n i n o n 10 h g i hw o ll a i t n e r e f f i d o t l a i t n e r e f f i dg n i t r e v n i n o n 01 e t o n ; d e s a i bw o lh g i hl a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i n o n 11 e t o n ; d e s a i bh g i hw o ll a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i n o n 1 e t o n ; d e s a i b0h g i hw o ll a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i 1 e t o n ; d e s a i b1w o lh g i hl a i t n e r e f f i d o t d e d n e e l g n i sg n i t r e v n i l a i t n e r e f f i d e h t g n i r i w s e s s u c s i d h c i h w , 8 e r u g i f , 8 e g a p n o n o i t c e s n o i t a m r o f n i n o i t a c i l p p a e h t o t r e f e r e s a e l p : 1 e t o n . s l e v e l d e d n e e l g n i s t p e c c a o t t u p n i  f igure 1 - clk_en t iming d iagram enabled disabled nclk, npclk clk, pclk clk_en nq0 - nq4 q0 - q4
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 4 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer t able 4a. p ower s upply c haracteristics , v cc =3.3v5%, t a = 0 c to 70 c a bsolute m aximum r atings supply voltage, v ccx 4.6v inputs, v i -0.5v to v cc + 0.5v outputs, v o -0.5v to v cc + 0.5v package thermal impedance, ja 73.2 c/w (0lfpm) storage temperature, t stg -65 c to 150 c stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only. functional operation of product at these conditions or any conditions beyond those listed in th e dc characteristics or ac characteristics is not implied. exposure to absolute maximum rating conditions for extended peri- ods may affect product reliability. t able 4b. lvcmos / lvttl c haracteristics , v cc =3.3v5%, t a = 0 c to 70 c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v h i e g a t l o v h g i h t u p n i , n e _ k l c l e s _ k l c 25 6 7 . 3v v l i e g a t l o v w o l t u p n i , n e _ k l c l e s _ k l c 3 . 0 -8 . 0v i h i t n e r r u c h g i h t u p n i n e _ k l cv n i v = c c v 5 6 4 . 3 =5a l e s _ k l cv n i v = c c v 5 6 4 . 3 =0 5 1a i l i t n e r r u c w o l t u p n i n e _ k l cv c c v , v 5 6 4 . 3 = n i v 0 =0 5 1 -a l e s _ k l cv c c v , v 5 6 4 . 3 = n i v 0 =5 -a l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u v c c e g a t l o v y l p p u s r e w o p5 3 1 . 33 . 35 6 4 . 3v i e e t n e r r u c y l p p u s r e w o p 5 5a m t able 4c. d ifferential dc c haracteristics , v cc =3.3v5%, t a = 0 c to 70 c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u i h i t n e r r u c h g i h t u p n i k l c nv c c v = n i v 5 6 4 . 3 =5a k l cv c c v = n i v 5 6 4 . 3 =0 5 1a i l i t n e r r u c w o l t u p n i k l c nv c c v , v 5 6 4 . 3 = n i v 0 =0 5 1 -a k l cv c c v , v 5 6 4 . 3 = n i v 0 =5 -a v p p e g a t l o v t u p n i k a e p - o t - k a e p 5 1 . 03 . 1v v r m c ; e g a t l o v t u p n i e d o m n o m m o c 2 , 1 e t o n 5 . 0v c c 5 8 . 0 -v v s i k l c n , k l c r o f e g a t l o v t u p n i m u m i x a m e h t s n o i t a c i l p p a d e d n e e l g n i s r o f : 1 e t o n c c . v 3 . 0 + v s a d e n i f e d s i e g a t l o v e d o m n o m m o c : 2 e t o n h i .
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 5 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer t able 4d. lvpecl dc c haracteristics , v cc =3.3v5%, t a = 0 c to 70 c t able 5. ac c haracteristics , v cc =3.3v5%, t a = 0 c to 70 c l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u f x a m y c n e u q e r f t u p t u o m u m i x a m 0 5 6z h m t d p 1 e t o n ; y a l e d n o i t a g a p o r p ? z h m 0 5 60 . 11 . 2s n t ) o ( k s4 , 2 e t o n ; w e k s t u p t u o 5 3s p t ) p p ( k s4 , 3 e t o n ; w e k s t r a p - o t - t r a p 0 5 1s p t r e m i t e s i r t u p t u oz h m 0 5 @ % 0 8 o t % 0 20 0 30 0 7s p t f e m i t l l a f t u p t u oz h m 0 5 @ % 0 8 o t % 0 20 0 30 0 7s p c d oe l c y c y t u d t u p t u o8 40 52 5s p . e s i w r e h t o d e t o n s s e l n u z h m 0 0 5 t a d e r u s a e m s r e t e m a r a p l l a r e t t i j d d a t o n s e o d t r a p e h t . t u p t u o e h t n o r e t t i j e h t l a u q e l l i w t u p n i e h t n o r e t t i j e l c y c - o t - e l c y c e h t . t n i o p g n i s s o r c t u p t u o l a i t n e r e f f i d e h t o t t n i o p g n i s s o r c t u p n i l a i t n e r e f f i d e h t m o r f d e r u s a e m : 1 e t o n . s n o i t i d n o c d a o l l a u q e h t i w d n a e g a t l o v y l p p u s e m a s e h t t a s t u p t u o n e e w t e b w e k s s a d e n i f e d : 2 e t o n . s t n i o p s s o r c l a i t n e r e f f i d t u p t u o e h t t a d e r u s a e m s e g a t l o v y l p p u s e m a s e h t t a g n i t a r e p o s e c i v e d t n e r e f f i d n o s t u p t u o n e e w t e b w e k s s a d e n i f e d : 3 e t o n d e r u s a e m e r a s t u p t u o e h t , e c i v e d h c a e n o s t u p n i f o e p y t e m a s e h t g n i s u . s n o i t i d n o c d a o l l a u q e h t i w d n a . s t n i o p s s o r c l a i t n e r e f f i d e h t t a . 5 6 d r a d n a t s c e d e j h t i w e c n a d r o c c a n i d e n i f e d s i r e t e m a r a p s i h t : 4 e t o n l o b m y sr e t e m a r a ps n o i t i d n o c t s e tm u m i n i ml a c i p y tm u m i x a ms t i n u i h i t n e r r u c h g i h t u p n i k l c pv c c v = n i v 5 6 4 . 3 =0 5 1a k l c p nv c c v = n i v 5 6 4 . 3 =5a i l i t n e r r u c w o l t u p n i k l c pv c c v , v 5 6 4 . 3 = n i v 0 =5 -a k l c p nv c c v , v 5 6 4 . 3 = n i v 0 =0 5 1 -a v p p e g a t l o v t u p n i k a e p - o t - k a e p 5 1 . 03 . 1v v r m c 2 , 1 e t o n ; e g a t l o v t u p n i e d o m n o m m o c 5 . 0v c c 5 8 . 0 -v v h o 3 e t o n ; e g a t l o v h g i h t u p t u ov c c 4 . 1 -v c c 0 . 1 -v v l o 3 e t o n ; e g a t l o v w o l t u p t u ov c c 0 . 2 -v c c 7 . 1 -v v g n i w s g n i w s e g a t l o v t u p t u o k a e p - o t - k a e p 6 . 05 8 . 0v v s a d e n i f e d s i e g a t l o v e d o m n o m m o c : 1 e t o n h i . v s i k l c p n , k l c p r o f e g a t l o v t u p n i m u m i x a m e h t s n o i t a c i l p p a d e d n e e l g n i s r o f : 2 e t o n c c . v 3 . 0 + 0 5 h t i w d e t a n i m r e t s t u p t u o : 3 e t o n ? v o t c c . v 2 -
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 6 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer scope qx nqx lvpecl p arameter m easurement i nformation f igure 4 - o utput s kew t sk(o) qx nqx qy nqy v cc f igure 3 - d ifferential i nput l evel v cmr cross points v pp clk, pclk nclk, npclk v ee v cc f igure 2 - o utput l oad t est c ircuit v cc = 2v v ee = -1.3v 0.135v
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 7 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer f igure 6 - p ropagation d elay t pd clk, pclk nclk, npclk q0 - q4 nq0 - nq4 clock inputs and outputs 20% 80% 20% 80% t r t f v swing f igure 5 - i nput and o utput r ise and f all t ime f igure 7 - odc & t p eriod pulse width t period t pw t period odc = clk, pclk, qx nclk, npclk, nqx
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 8 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer a pplication i nformation w iring the d ifferential i nput to a ccept s ingle e nded l evels figure 8 shows how the differential input can be wired to accept single ended levels. the reference voltage v_ref ~ v cc /2 is generated by the bias resistors r1, r2 and c1. this bias circuit should be located as close as possible to the input pin. the r atio of r1 and r2 might need to be adjusted to position the v_ref in the center of the input voltage swing. for example, if the input c lock swing is only 2.5v and v cc = 3.3v, v_ref should be 1.25v and r2/r1 = 0.609. r2 1k v cc clk_in + - r1 1k c1 0.1uf v_ref r2 1k v cc clk_in + - r1 1k c1 0.1uf v_ref f igure 8 - s ingle e nded s ignal d riving d ifferential i nput
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 9 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer p ower c onsiderations this section provides information on power dissipation and junction temperature for the ICS85304-01. equations and example calculations are also provided. 1. power dissipation. the total power dissipation for the ICS85304-01 is the sum of the core power plus the power dissipated in the load(s). the following is the power dissipation for v cc = 3.3v + 5% = 3.465v, which gives worst case results. note: please refer to section 3 for details on calculating power dissipated in the load. ? power (core) max = v cc_max * i ee_max = 3.465v * 55ma = 190.57mw ? power (outputs) max = 30.2mw/loaded output pair if all outputs are loaded, the total power is 5 * 30.2mw = 151mw total power _max (3.465v, with all outputs switching) = 190.57mw + 151mw = 341.57mw 2. junction temperature. junction temperature, tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. the maximum recommended junction temperature for hiperclocks tm devices is 125 c. the equation for tj is as follows: tj = ja * pd_total + t a tj = junction temperature ja = junction-to-ambient thermal resistance pd_total = total device power dissipation (example calculation is in section 1 above) t a = ambient temperature in order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance ja must be used . assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6 c/w per table 6 below. therefore, tj for an ambient temperature of 70 c with all outputs switching is: 70 c + 0.341w * 66.6 c/w = 92.71 c. this is well below the limit of 125 c this calculation is only an example. tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow , and the type of board (single layer or multi-layer).  ja by velocity (linear feet per minute) 0 200 500 single-layer pcb, jedec standard test boards 114.5 c/w 98.0 c/w 88.0 c/w multi-layer pcb, jedec standard test boards 73.2 c/w 66.6 c/w 63.5 c/w note: most modern pcb designs use multi-layered boards. the data in the second row pertains to most designs. table 6. thermal resistance  ja for 20-pin tssop, forced convection
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 10 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer 
 
 
             
    
  
          ?            !  "# 
  
  
   !  "  
  
  
  !  "#$%&  '&   (()* +,&    (  "$%&   '&   (()* +,&     (  -    
$  $    .   $/!01       $ 
  -   
$   $     .   $/!01        $ 
  "#$ %& !01&/!01 (() ? +,&/!01 !01($   "$ %&2!31&/!01 (() ? +,&/!012!31($    4 
 
 
 
 $ "#5 "$  f igure 9 - lvpecl d river c ircuit and t ermination q1 v out v cc rl 50 v cc - 2v
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 11 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer r eliability i nformation t ransistor c ount the transistor count for ICS85304-01 is: 489 t able 7.  vs . a ir f low t able       6 7 8946    8  2 20! ): ; 
  

  


85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 12 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer p ackage o utline - g s uffix t able 8. p ackage d imensions reference document: jedec publication 95, mo-153 l o b m y s s r e t e m i l l i m n i mx a m n0 2 a- -0 2 . 1 1 a5 0 . 05 1 . 0 2 a0 8 . 05 0 . 1 b9 1 . 00 3 . 0 c9 0 . 00 2 . 0 d0 4 . 60 6 . 6 ec i s a b 0 4 . 6 1 e0 3 . 40 5 . 4 ec i s a b 5 6 . 0 l5 4 . 05 7 . 0 0 8 a a a- -0 1 . 0
85304ag-01 www.icst.com/products/hiperclocks.html rev. b july 13, 2001 13 

   ICS85304-01 l ow s kew , 1- to -5 d ifferential - to -3.3v lvpecl f anout b uffer t able 9. o rdering i nformation while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems, incorpor ated (ics) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. no other circuits, patent s, or licenses are implied. this product is intended for use in normal commercial applications. any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ics. ics reserves the right to change any circuitry or specifications without notice. ics does not authorize or warrant any ics product for use in life support devices or critical medical instruments. r e b m u n r e d r o / t r a pg n i k r a me g a k c a pt n u o ce r u t a r e p m e t 1 0 - g a 4 0 3 5 8 s c i1 0 - g a 4 0 3 5 8 s c ip o s s t d a e l 0 2e b u t r e p 2 7c 0 7 o t c 0 t 1 0 - g a 4 0 3 5 8 s c i1 0 - g a 4 0 3 5 8 s c il e e r d n a e p a t n o p o s s t d a e l 0 20 0 5 2c 0 7 o t c 0


▲Up To Search▲   

 
Price & Availability of ICS85304-01

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X